Reconfigurable Computing : Architectures, Tools, and Applications - 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008, Proceedings
by Woods, Roger; Compton, Katherine; Bourganis, Christos; Diniz, Pedro C.Format: Paperback
Pub. Date: 2008-05-21
Publisher(s): Springer Verlag
Other versions by this Author
List Price: $109.00
Rent Textbook
Select for Price
Rent Digital
$77.22*
New Textbook
We're Sorry
Sold Out
Used Textbook
We're Sorry
Sold Out
How Marketplace Works:
- This item is offered by an independent seller and not shipped from our warehouse
- Item details like edition and cover design may differ from our description; see seller's comments before ordering.
- Sellers much confirm and ship within two business days; otherwise, the order will be cancelled and refunded.
- Marketplace purchases cannot be returned to eCampus.com. Contact the seller directly for inquiries; if no response within two days, contact customer service.
- Additional shipping costs apply to Marketplace purchases. Review shipping costs at checkout.
Summary
This book constitutes the refereed proceedings of the 4th International Workshop on Applied Reconfigurable Computing, ARC 2008, held in London, UK, in March 2008. The 21 full papers and 14 short papers presented together with the abstracts of 3 keynote lectures were carefully reviewed and selected from 56 submissions. The papers are organized in topical sections on programming and compilation, DNA and string processing applications, scientific applications, reconfigurable computing hardware and systems, image processing, run-time behavior, instruction set extension, as well as random number generation and financial computation.
Table of Contents
| Synthesizing FPGA circuits from parallel programs | p. 1 |
| From silicon to science : the long road to production reconfigurable supercomputing | p. 2 |
| The von Neumann syndrome and the CS education dilemma | p. 3 |
| Optimal unroll factor for reconfigurable architectures | p. 4 |
| Programming reconfigurable decoupled application control accelerator for mobile systems | p. 15 |
| DNA physical mapping on a reconfigurable platform | p. 27 |
| Hardware BLAST algorithms with multi-seeds detection and parallel extension | p. 39 |
| Highly space efficient counters for Perl compatible regular expressions in FPGAs | p. 51 |
| A custom processor for a TDMA solver in a CFD application | p. 63 |
| A high throughput FPGA-based floating point conjugate gradient implementation | p. 75 |
| Physical design of FPGA interconnect to prevent information leakage | p. 87 |
| Symmetric multiprocessor design for hybrid CPU/FPGA SoCs | p. 99 |
| Run-time adaptable architectures for heterogeneous behavior embedded systems | p. 111 |
| FPGA-based real-time super-resolution on an adaptive image sensor | p. 125 |
| A parallel hardware architecture for image feature detection | p. 137 |
| Reconfigurable HW/SW architecture of a real-time driver assistance system | p. 149 |
| A new self-managing hardware design approach for FPGA-based reconfigurable systems | p. 160 |
| A preemption algorithm for a multitasking environment on dynamically reconfigurable processor | p. 172 |
| Accelerating speculative execution in high-level synthesis with cancel tokens | p. 185 |
| ARISE machines : extending processors with hybrid accelerators | p. 196 |
| The instruction-set extension problem : a survey | p. 209 |
| An FPGA run-time parameterisable log-normal random number generator | p. 221 |
| Multivariate Gaussian random number generator targeting specific resource utilization in an FPGA | p. 233 |
| Exploring reconfigurable architectures for binomial-tree pricing models | p. 245 |
| Hybrid-mode floating-point FPGA CORDIC co-processor | p. 256 |
| Multiplier-based double precision floating point divider according to the IEEE-754 standard | p. 262 |
| Creating the world's largest reconfigurable supercomputing system based on the scalable SGI Altix 4700 system infrastructure and benchmarking life-science applications | p. 268 |
| Highly efficient structure of 64-bit exponential function implemented in FPGAs | p. 274 |
| A framework for the automatic generation of instruction-set extensions for reconfigurable architectures | p. 280 |
| PARO : synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications | p. 287 |
| Stream transfer balancing scheme utilizing multi-path routing in networks on chip | p. 294 |
| Efficiency of dynamic reconfigurable datapath extensions - a case study | p. 300 |
| Online hardware task scheduling and placement algorithm on partially reconfigurable devices | p. 306 |
| Data reallocation by exploiting FPGA configuration mechanisms | p. 312 |
| A networked, lightweight and partially reconfigurable platform | p. 318 |
| Neuromolecularware - a bio-inspired evolvable hardware and its application to medical diagnosis | p. 324 |
| An FPGA configuration scheme for bitstream protection | p. 330 |
| Lossless compression for space imagery in a dynamically reconfigurable architecture | p. 336 |
| Author index | p. 343 |
| Table of Contents provided by Blackwell. All Rights Reserved. |
An electronic version of this book is available through VitalSource.
This book is viewable on PC, Mac, iPhone, iPad, iPod Touch, and most smartphones.
By purchasing, you will be able to view this book online, as well as download it, for the chosen number of days.
Digital License
You are licensing a digital product for a set duration. Durations are set forth in the product description, with "Lifetime" typically meaning five (5) years of online access and permanent download to a supported device. All licenses are non-transferable.
More details can be found here.
A downloadable version of this book is available through the eCampus Reader or compatible Adobe readers.
Applications are available on iOS, Android, PC, Mac, and Windows Mobile platforms.
Please view the compatibility matrix prior to purchase.